

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P. D. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/008,665	11/03/2001	Eric R. Alling	50781	7668
75	7590 03/08/2004		EXAMINER	
S. Matthew Cairns c/o EDWARDS & ANGELL, LLP			MUTSCHLER, BRIAN L	
	, Roberts & Cushman,	IP Group	ART UNIT	PAPER NUMBER
P.O. Box 9169		-	1753	
Boston, MA 0	2209		DATE MAILED: 03/08/2004	1

Please find below and/or attached an Office communication concerning this application or proceeding.

**************************************			9/ /			
•	Application No.	Applicant(s)	70			
	10/008,665	ALLING ET AL.				
Office Action Summary	Examiner	Art Unit				
	Brian L. Mutschler	1753				
The MAILING DATE of this communication a	appears on the cover sheet w	th the correspondence address				
Period for Reply						
A SHORTENED STATUTORY PERIOD FOR REF THE MAILING DATE OF THIS COMMUNICATION - Extensions of time may be available under the provisions of 37 CFR after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a r - If NO period for reply is specified above, the maximum statutory peri - Failure to reply within the set or extended period for reply will, by stat Any reply received by the Office later than three months after the ma earned patent term adjustment. See 37 CFR 1.704(b).	N. 1.136(a). In no event, however, may a reply within the statutory minimum of thir od will apply and will expire SIX (6) MON tute, cause the application to become AE	eply be timely filed ty (30) days will be considered timely. THS from the mailing date of this communication ANDONED (35 U.S.C. § 133).				
Status						
1) Responsive to communication(s) filed on 26	3 January 2004.					
2a) ☐ This action is FINAL . 2b) ☐ T	his action is non-final.					
3) Since this application is in condition for allow	vance except for formal matt	ers, prosecution as to the merits is				
closed in accordance with the practice unde	er <i>Ex parte Quayle</i> , 1935 C.D	. 11, 453 O.G. 213.				
Disposition of Claims						
4) Claim(s) 1-3 and 7 is/are pending in the app	lication.					
4a) Of the above claim(s) is/are withdrawn from consideration.						
5) Claim(s) is/are allowed.						
6)⊠ Claim(s) <u>1-3 and 7</u> is/are rejected.			İ			
7) Claim(s) is/are objected to.			İ			
8) Claim(s) are subject to restriction and	d/or election requirement.					
Application Papers						
9)☐ The specification is objected to by the Exami	ner.					
10)☐ The drawing(s) filed on is/are: a)☐ accepted or b)☐ objected to by the Examiner.						
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).						
Replacement drawing sheet(s) including the corre	ection is required if the drawing	s) is objected to. See 37 CFR 1.121(d)).			
11)☐ The oath or declaration is objected to by the	Examiner. Note the attached	Office Action or form PTO-152.				
Priority under 35 U.S.C. § 119						
12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of: 1. Certified copies of the priority docume 2. Certified copies of the priority docume 3. Copies of the certified copies of the prapplication from the International Bure * See the attached detailed Office action for a li	ents have been received. ents have been received in A riority documents have been eau (PCT Rule 17.2(a)).	pplication No received in this National Stage				
Attachment(s)						
1) Notice of References Cited (PTO-892)		ummary (PTO-413)				
2))/Mail Date formal Patent Application (PTO-152)				
Paper No(s)/Mail Date <u>20040126</u> .	6) Other:					

U.S. Patent and Trademark Office PTOL-326 (Rev. 1-04)

Art Unit: 1753

DETAILED ACTION

Comments

- 1. The rejection of claims 21-31 under 35 U.S.C. 112, second paragraph, has been overcome in light of Applicant's amendment.
- 2. Regarding the phrase "the second metal layer functions as an insulator layer" in claim 1, the following remarks are made to clarify the definition used by the Examiner to address the claim. The term "insulator" has multiple meanings. First, insulator can mean that the second metal layer isolates the first metal layer. Second, insulator can mean that the second metal layer is a poor conductor of electricity. Both definitions are appropriate in the instant claims. The second layer can be either isolating or a poor electrical conductor. Further clarification for the scope of the second definition is found in the instant disclosure in the first full paragraph on page 14, which states, "A first metal layer (e.g. conductive later) is deposited at a first reduction potential and a second metal layer (e.g. more resistive layer) is deposited at a second reduction potential." Therefore, the scope of what comprises an insulator in the electrical sense encompasses all materials that are more resistive than copper.

Claim Objections

- 3. Claim 1 is objected to because of the following informalities:
 - a. In claim 1 at line 8, please change "cadium" to --cadmium--.
 - b. In claim 1 at line 9, please change "cadium" to --cadmium--.
 - c. In claim 1 at line 14, please delete "distinct".

Page 2

Art Unit: 1753

d. In claim 1 at line 15, please change "yaer" to --layer--.

Appropriate correction is required.

Claim Rejections - 35 USC § 103

- 4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 5. Claims 1-3 and 7 are rejected under 35 U.S.C. 103(a) as being unpatentable over Meltzer et al. (U.S. Pat. No. 6,547,946) in view of Akram et al. (U.S. Pat. No. 5,893,966), with evidence of physical properties provided by CRC Handbook of Chemistry and Physics ("Thermal and Physical Properties of Pure Metals", 3rd Electronic Edition).

Regarding claim 1, Meltzer et al. disclose a method for depositing multiple metal layers on a printed wiring board by single bath deposition, wherein a copper layer and a nickel layer are plated from a single bath containing a copper metal source and a nickel metal source (fig. 1; col. 5, lines 8-52). Copper is plated using a low reduction potential and nickel is plated using a high reduction potential, and the reduction potentials differ by more than 0.2 V (fig. 3; col. 5, lines 8-28). The nickel layer "contains a percentage of copper", which means the nickel layer is actually an alloy of nickel and copper (col. 5, lines 35-37). Additionally, the plating composition comprises additional metals such as manganese, chromium, zinc, iron, cobalt, cadmium, tin, lead, arsenic, antimony,

Art Unit: 1753

bismuth, gold, and silver (col. 7, lines 56-67). The nickel layer is an insulator according to both definitions described explained above. First, as seen in the table "Thermal and Physical Properties of Pure Metals", in the CRC Handbook of Chemistry and Physics, the resistivity of nickel is over 400% greater than the resistivity of copper. Second, the nickel layer acts as an "etch resist" layer, thus acting to isolate or insulate the copper layer from an etching solution (col. 5, lines 29-37). The copper layer forms copper circuitry (col. 5, lines 29-37).

Regarding claim 2, the copper layer is formed as a homogenous layer (col. 5, lines 29-31).

Regarding claim 3, the nickel layer "contains a percentage of copper", which means the nickel layer is actually an alloy of nickel and copper (col. 5, lines 35-37).

Regarding claim 7, Meltzer et al. disclose that the method for fabricating the layered printed wiring board was "adapted from layered electroforming techniques used to build up copper-nickel composite materials of high tensile strength [and t]hese materials typically had many alternating, very thin layers of each metal" (col. 5, lines 55-59). Additionally, Meltzer et al. teach that that the deposition of copper and nickel layers may be repeated more than 100 times, which would result in alternating layers of copper and nickel (col. 10, lines 60-61).

The method of Meltzer et al. differs from the instant invention because Meltzer et al. do not disclose that the substrate is a semiconductor microchip wafer substrate, as recited in claim 1.

Art Unit: 1753

Regarding claim 1, Akram et al. teach, "Semiconductor wafers, substrates and printed circuit boards (collectively hereinafter 'semiconductor substrates') are often coated with various metals" (col. 1, lines 16-20). Furthermore, Akram et al. teach, "Techniques for coating semiconductor substrates include electrodeposition...[and e]lectrodeposition has become a commonly used technology" (col. 1, lines 21-24).

It would have been obvious to one having ordinary skill in the art at the time the invention was made to have modified the substrate used in the method of Meltzer et al. to use a semiconductor microchip wafer substrate because Akram et al. teach that semiconductor substrates are commonly coated using electrodeposition techniques and that equivalent semiconductor substrates include semiconductor wafers, substrates and printed circuit boards.

Response to Arguments

- 6. Applicant's arguments filed January 26, 2004, have been fully considered but they are not persuasive.
- 7. Regarding the rejection of the claims in the prior Office action, Applicant argues, "Nowhere does Melzer [sic] disclose or other wise suggest plating on substrates other than printed circuit boards, or plating second metals other than nickel" (see page 5 of Applicant's response).
- 8. In response to Applicant's first contention, the Akram et al. reference teaches that printed wiring boards *are* semiconductor substrates, a class of substrate comprising printed circuit boards and semiconductor wafers, and therefore Meltzer et al. teach

Art Unit: 1753

plating on the same class of substrates as that claimed by Applicant. Regarding Applicant's second contention, Meltzer et al. clearly teach the use of additional metals in the plating bath, including manganese, chromium, zinc, iron, cobalt, cadmium, tin, lead, arsenic, antimony, bismuth, gold, and silver.

- 9. Applicant further argues, "Akram et al. does not identify any specific metals being deposited by the reported method" (see page 5 of Applicant's response).
- 10. The reference of Akram et al. has not been relied upon to teach the deposition method. Meltzer et al. teach all of the deposition steps on printed circuit boards. Akram et al. teach that printed wiring boards *are* semiconductor substrates and are equivalent to semiconductor wafers. Therefore, it would have been obvious to one skilled in the art to use the method of Meltzer et al. to deposit metal layers on equivalent substrates.

Conclusion

11. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Brian L. Mutschler whose telephone number is (571) 272-1341. The examiner can normally be reached on Monday-Friday from 7:30am to 4:00pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Nam Nguyen can be reached on (571) 272-1342. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Art Unit: 1753

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

blm

February 25, 2004

NAM NGUYEN

Page 7

SUPERVISORY PATENT EXAMINER TECHNOLOGY CENTER 1700